

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Latent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Bod 1430-Alexandria, Jirginia 22313-1450

APPLICATION NO). F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/001,961	061 12/05/2001		Jason G. Sandri	2207/12035	1389	
23838	7590	04/03/2006	i	EXAMINER		
KENYON		-	TRUONG, CAMQUY			
1500 K STREET N.W. SUITE 700				ART UNIT	PAPER NUMBER	
WASHING	WASHINGTON, DC 20005			2195	<u> </u>	
				DATE MAILED: 04/03/2004	DATE MAIL ED: 04/03/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

								
	Application No.	Applicant(s)						
	10/001,961	SANDRI ET AL.						
Office Action Summary	Examiner	Art Unit						
	Camquy Truong	2195						
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address						
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (136(a)). In no event, however, may a reply be time will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133).						
Status								
1)⊠ Responsive to communication(s) filed on 8/10	/06							
	s action is non-final.							
<i>'</i>	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is							
closed in accordance with the practice under the	•							
Disposition of Claims								
4)⊠ Claim(s) <u>1-17</u> is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.								
)∐ Claim(s) is/are allowed.)⊠ Claim(s) <u>1-17</u> is/are rejected.								
7) Claim(s) is/are objected to.								
	Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
· · · · · · · · · · · · · · · · · · ·	n election requirement.							
Application Papers								
9)☐ The specification is objected to by the Examine	er.							
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.								
Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correct	tion is required if the drawing(s) is ob	ejected to. See 37 CFR 1.121(d).						
11) ☐ The oath or declaration is objected to by the Ex	xaminer. Note the attached Office	e Action or form PTO-152.						
Priority under 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list 	is have been received. Is have been received in Applicat rity documents have been receiv u (PCT Rule 17.2(a)).	ion No ed in this National Stage						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:							

DETAILED ACTION

- 1. Claims 1-17 are presented for examination.
- 2. It is noted that although the present application does contain line numbers in the specification and claims, the line numbers in the claims do not correspond to the preferred format. The preferred format is to number each line of every claim, with each claim beginning with line 1. For ease of reference by both the examiner and Applicant all future correspondence should include the recommended line numbering.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-12 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable Hays, Jr. et al. (U.S. Patent 4,354,227) in view of Forman et al (5,544,353).
- 5. As to claim 1, Hays teaches the invention substantially as claimed including: a method for controlling access to resources shared among a plurality of processors (1-2, Fig.1; col.1, lines 60-67), comprising

Application/Control Number: 10/001,961

Art Unit: 2195

Query resource descriptor to determine whether resources needed by said first processor is available (col.4, lines 24-27; col.5, lines 32-35; col. 10, lines 20-21);

If resources needed by said first processor are available, updating said resource descriptor to reserve said resources for exclusive use by said first processor (col. 5, lines 35-36; col. 6, lines 3-6; col. 10, lines 22-27); and

Releasing said exclusive access for said first processor to said resource descriptor (col. 10, lines 29-45).

- 6. Hays does not explicitly teach that obtaining exclusive access for a first processor to a resource descriptor describing a usage allocation of said shared resources. However, Forman teaches obtaining exclusive access for a first processor to a resource descriptor describing a usage allocation of said shared resources (col. 2, lines 33-41; col. 5, lines 3-9; col. 6, lines 3-10).
- 7. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaching of Hays and Forman because Forman's obtaining exclusive access for a first processor to a resource descriptor describing a usage allocation of said shared resources would increase the efficiency of Hays's system by providing the step of obtaining exclusive access for a first processor to a resource descriptor describing a usage allocation of said shared resources to improve the efficiency using the share resource a among a plurality of logical processors.

Application/Control Number: 10/001,961 Page 4

Art Unit: 2195

8. As to claim 2, Hays teaches if said resources needed by said first logical processor are not available, releasing said exclusive access for said first logical processor to said resource descriptor (col.5, lines 57-66).

- 9. As to claim 3, Hays teaches after the releasing, accessing a shared resource by said first logical processor (col. 10, lines 39-45).
- 10. As to claim 4, Hays teaches:

Query resource descriptor to determine whether resources needed by said second logical processor is available (col.4, lines 24-27; col.5, lines 32-35; col. 10, lines 20-21);

If resources needed by said second processors are available, updating said resource descriptor to reserve said resources for exclusive use by said second processor (col. 5, lines 35-36; col. 6, lines 3-6; col. 10, lines 22-27);

Releasing said exclusive access for said second processor to said resource descriptor (col. 10, lines 29-45); and

Forman teaches obtaining access for a second processor to a resource descriptor describing a usage allocation of said shared resources (col. 2, lines 33-41; col. 5, lines 3-9; col. 6, lines 3-10).

Art Unit: 2195

11. As to claim 5, Hays teaches if said resources needed by said second logical processor are not available, releasing said exclusive access for said second logical processor to said resource descriptor (col.5, lines 57-66).

12. As to claim 6, Hays teaches the invention substantially as claimed including: a method for controlling access to resources shared among a plurality of processors (1-2, Fig.1; col.1, lines 60-67), comprising

Writing to said resource descriptor register to reserve at least a first resource of said plurality of shared resources for exclusive use by said first logical processor (col. 5, lines 35-36; col. 6, lines 3-6; col. 10, lines 22-27).

Forman teaches:

writing to a semaphore register to reserve access by a first logical processor to a resource descriptor register (col. 2, lines 33-41; col. 5, lines 3-9; col. 6, lines 3-10); and writing to semaphore register to release said exclusive access by said first logical processor (col. 6, lines 52-56).

- 13. As to claim 7, it is rejected for the same reason as claim 6. In addition, Hays teaches the second processor (1-2, Microprocessor A, Microprocessor B, Fig.1).
- 14. As to claim 8, Hays teaches resource descriptor register comprises at least one logical processor identifier associated with one of said first and second logical processors (col. 2, lines 20-21; col. 6, line 66-col.7, line 4).

Application/Control Number: 10/001,961 Page 6

Art Unit: 2195

15. As to claim 9, Hays teaches said resource descriptor register further comprises a status identifier associated with said logical processor identifier (col. 2, lines 20-23; col. 6, lines 3-11).

16. As to claim 10, Hays teaches:

A plurality of logical processors (1-2, Multiprocessor A, Multiprocessor B, Fig.1, col. 1, line 64);

A plurality of resources shared by said plurality of logical processors (col. 1, lines 59-64);

A resource descriptor to identify a status of said shared resources (col. 10, lines 9-13); and

A semaphore to control access by said plurality of logical processors to said resource descriptor (col. 2, lines 8-12; col. 10, lines 16-19).

- 17. As to claim 11, it is rejected for the same reason as claim 6.
- 18. As to claim 12, it is rejected for the same reason as claim 11. In addition, Hays teaches first and second processors concurrently use first and second resources (col. 1, lines 7-16; col. 7, lines 55-61).
- 19 As to claim 16, it is rejected for the same reason as claim 6. In addition, Hays teaches:

Application/Control Number: 10/001,961

Art Unit: 2195

A plurality of processors and plurality of resources shared by said processor (1-2, Multiprocessor A, Multiprocessor B, Fig.1, col. 1, lines 59-64);

A resource descriptor that controls access to said resources (col.2, lines 9-12; col.10, lines 10-13 and 16-19);

A semaphore register that controls access to said resources descriptor (col. 2, lines 8-12; col. 10, lines 16-19);

A semaphore access control hardware that controls access to said semaphore register (col. 2, lines 8-12; col. 10, lines 16-19);

Causing a first logical processor to execute software to supply an identifier of said first logical processor to said semaphore access control hardware (col. 2, lines 20-21).

- 20. Claim 17 are rejected under 35 U.S.C. 103(a) as being unpatentable Hays, Jr. et al. (U.S. Patent 4,354,227) in view of Forman et al (5,544,353), and further in view of Scalzi et al (U.S. Patent 5,895,494).
- 21. As to claim 17, it was rejected as claims 6 and 16 above, in additionHays teaches: Causing a first logical processor to execute software to supply an identifier of said first logical processor to said semaphore access control hardware (col. 2, lines 20-21).

Art Unit: 2195

22. Hays does not explicitly teach writing said identifier to semaphore register to release said exclusive access by said first logical processor. However, Forman teaches writing said identifier to semaphore register to release said exclusive access by said first logical processor (col. 2, lines 7-10, and lines 33-41; col. 3, lines 15-18; col. 5, lines 3-9; col. 6, lines 3-10; and lines 53-57).

Page 8

- 23. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Hays and Forman because Forman's writing to a semaphore register to reserve/ release access by a first logical processor to a resource descriptor register would improve the book keeping of resources for a multiprocessor system by explicitly having the processor to write to the register when reserve/release the resources.
- 24. Hays and Forman do not explicitly teach that detecting said first logical processor has failed. However, Scalzi teaches detecting said first logical processor has failed (col. 4, lines 1-7; col. 7, lines 42-44; col. 8, lines 9-14).
- 25. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Hays, DeKoning and Scalzi because Scalsi's detecting said first logical processor has failed would improve the data integrity of Hays and Dekoning's system with relative ease when any processor fails during its execution of a Perform Locked Operation.

Art Unit: 2195

26. Claims 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable Hays, Jr. et al. (U.S. Patent 4,354,227) in view of Forman et al (5,544,353), and further in view of Florek (U.S. Patent 6,795,901).

27. As to claim 13,

Hays teaches:

Generating a first bitmap identifying said first required resource (col. 5, lines 35-36; col. 6, lines 3-6; col. 10, lines 22-27), and using first resource (col.10, lines 43-45);

Applying said first bitmap to said resources descriptor register to reserve said first require resource (col. 5, lines 35-36; col. 6, lines 3-6; col. 10, lines 22-27). Hay does not explicitly teach setting a lock bit in a semaphore register to reserve exclusive access to resource descriptor register; and re-setting semaphore lock bit to release exclusive access. However, Forman teaches setting a lock bit in a semaphore register to reserve exclusive access to resource descriptor register (write a master process identification information, wherein each processes having a separate address space, to share resources control file, col. 2, lines 33-41; col. 3, lines 15-18; col. 5, lines 3-9; col. 6, lines 3-10); and re-setting semaphore lock bit to release exclusive access (col. 2, lines 7-10; col. 6, lines 53-57).

28. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teaching of Hays and Forman because Forman's setting a lock bit in a semaphore register to reserve exclusive access to resource

descriptor register, and re-setting semaphore lock bit to release exclusive access would increase the efficiency of Hays's system by setting a lock bit in a semaphore register to reserve exclusive access to resource descriptor register to improve the efficiency using the share resource a among a plurality of logical processors.

- 29. As to claim 14, it is rejected for the same reason as claim 13. In addition, Hays teaches first and second processors use first and second resources in parallel (col. 1, lines 7-16; col. 7, lines 55-61).
- 30. As to claim 15, Hays teaches setting a lock bit comprises supplying an identifier of said first logical processor for writing into said semaphore register (col. 2, lines 20-21; col. 6, lines 3-11; col. 6, line 66-col.7, line 4).

Conclusion

31. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Camquy Truong whose telephone number is (571) 272-3773. The examiner can normally be reached on 8AM – 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on 571-272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-3756.

Application/Control Number: 10/001,961

Art Unit: 2195

Page 11

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR of Public PAIP. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIP system, contact the Electronic Business Center (EBC) at 866-217-9197(toll-free).

Camquy Truong

March 26, 2006

SIMPPINGO CONTRACT CONNER